Control Registers

• Bit 2 must be set in first byte of address

• Bit 1 is the rumble flag and not considered part of the address (0x05a20000 == 0x04a20000)

• Only 0x04a20000 - 0x04a30000 are readable